 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| TC7MET373AFK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7MET373AFK Octal D-Type Latch with 3-State Output The TC7MET373AFK is an advanced high speed CMOS octal latch with 3-state output fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent bipolar schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type latch is controlled by a latch enable input (LE) and a output enable input (OE). When the OE input is high, the eight outputs are in a high impedance state. The input voltage are compatible with TTL output voltage. This device may be used as a level converter for interfacing 3.3 Weight: 0.03 g (typ.) V to 5 V system. Input protection and output circuit ensure that 0 to 5.5 V can be applied to the input and output (Note) pins without regard to the supply voltage. These structure prevents device destruction due to mismatched supply and input/output voltages such as battery back up, hot board insertion, etc. Note: VCC = 0 V Features * * * * * * * High speed: tpd = 7.7 ns (typ.) (VCC = 5 V) Low power dissipation: ICC = 4 A (max) (Ta = 25C) Compatible with TTL outputs: VIL = 0.8 V (max) VIH = 2.0 V (min) Power down protection is provided on all inputs and outputs. Balanced propagation delays: tpLH tpHL Low noise: VOLP = 1.5 V (max) Pin and function compatible with the 74 series (74AC/HC/F/ALS/LS etc.) 373 type. 1 2007-10-19 TC7MET373AFK Pin Assignment (top view) IEC Logic Symbol OE LE (1) (11) EN C1 OE Q0 D0 D1 Q1 Q2 D2 D3 Q3 1 2 3 4 5 6 7 8 9 20 19 18 17 16 15 14 13 12 11 VCC Q7 D7 D6 Q6 Q5 D5 D4 Q4 LE D0 D1 D2 D3 D4 D5 D6 D7 (3) (4) (7) (8) (13) (14) (17) (18) 1D (2) (5) (6) (9) (12) (15) (16) (19) Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 GND 10 Truth Table Inputs Outputs D X X L H Z Qn L H OE H L L L LE X L H H X: Don't care Z: High impedance Qn: Q outputs are latched at the time when the LE input is taken to a low logic level. System Diagram D0 3 D D1 4 D D2 7 D D3 8 D D4 13 D D5 14 D D6 17 D D7 18 D LE 11 L Q L Q L Q L Q L Q L Q L Q L Q OE 1 2 Q0 5 Q1 6 Q2 9 Q3 12 Q4 15 Q5 16 Q6 19 Q7 2 2007-10-19 TC7MET373AFK Absolute Maximum Ratings (Note 1) Characteristics Supply voltage range DC input voltage DC output voltage Input diode current Output diode current DC output current DC VCC/ground current Power dissipation Storage temperature Symbol VCC VIN VOUT IIK IOK IOUT ICC PD Tstg Rating -0.5~7.0 -0.5~7.0 -0.5~7.0 (Note 2) -0.5~VCC + 0.5 (Note 3) -20 20 25 75 Unit V V V mA (Note 4) mA mA mA mW C 180 -65~150 Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction. Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges. Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc). Note 2: Output in off-state Note 3: High or low state. IOUT absolute maximum rating must be observed. Note 4: VOUT < GND, VOUT > VCC Operating Ranges (Note 1) Characteristics Supply voltage Input voltage Output voltage Operating temperature Input rise and fall time Symbol VCC VIN VOUT Topr dt/dv Rating 4.5~5.5 0~5.5 0~5.5 0~VCC -40~85 Unit V V (Note 2) (Note 3) V C ns/V 0~20 Note 1: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either VCC or GND. Note 2: Output in off-state Note 3: High or low state 3 2007-10-19 TC7MET373AFK Electrical Characteristics DC Characteristics Characteristics High level Low level High level Output voltage High level VOL Symbol VIH VIL VOH Test Condition Ta = 25C VCC (V) 4.5~5.5 4.5~5.5 4.5 4.5 4.5 4.5 5.5 0~5.5 5.5 5.5 0 Min 2.0 Ta = -40~85C Max Typ. Min 2.0 Max Unit Input voltage 0.8 0.8 V VIN = VIH IOH = -50 A or VIL IOH = -8 mA VIN = VIH IOL = 50 A or VIL IOL = 8 mA VIN = VIH or VIL VOUT = VCC or GND VIN = 5.5 V or GND VIN = VCC or GND Per input: VIN = 3.4 V Other input: VCC or GND VOUT = 5.5 V 4.4 3.94 4.5 4.4 3.80 0 0.1 0.36 0.25 0.1 0.1 0.44 2.50 1.0 V 3-state output off-state current Input leakage current IOZ IIN ICC A A A 4.0 1.35 0.5 40.0 1.50 5.0 Quiescent supply current ICCT IOPD mA A Output leakage current Timing Requirements (Input: tr = tf = 3 ns) Characteristics Minimum pulse width (LE) Minimum set-up time Minimum hold time Symbol tw (H) tw (L) ts th Test Condition Ta = 25C VCC (V) 5.0 0.5 5.0 0.5 5.0 0.5 Typ. Ta = -40~85C Limit 8.5 1.5 3.5 Limit 6.5 1.5 3.5 Unit ns ns ns 4 2007-10-19 TC7MET373AFK AC Electrical Characteristics (Input: tr = tf = 3 ns) Characteristics Propagation delay time (LE-Q) Propagation delay time (D-Q) 3-state output enable time 3-state output disable time Output to output skew Input capacitance Output capacitance Power dissipation capacitance Symbol tpLH tpHL tpLH tpHL tpZL tpZH tpLZ tpHZ tosLH tosHL CIN COUT CPD Test Condition Ta = 25C VCC (V) 5.0 0.5 CL (pF) 15 50 15 50 15 50 50 50 Min Ta = -40~85C Max 12.3 13.3 8.5 9.5 10.9 11.9 11.2 1.0 10 Typ. 7.7 8.5 5.1 5.9 6.3 7.1 8.8 Min 1.0 1.0 1.0 1.0 1.0 1.0 1.0 Max 13.5 14.5 9.5 10.5 12.5 13.5 12.0 1.0 10 Unit ns 5.0 0.5 ns RL = 1 k RL = 1 k 5.0 0.5 5.0 0.5 (Note 1) 5.0 0.5 ns ns ns pF pF pF 4 9 25 (Note 2) Note 1: Parameter guaranteed by design. tosLH = |tpLHm - tpLHn|, tosHL = |tpHLm - tpHLn| Note 2: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: ICC (opr) = CPDVCCfIN + ICC/8 (per latch) And the total CPD when n pcs. of latch operate can be gained by the following equation: CPD (total) = 14 + 11n Noise Characteristics (Input: tr = tf = 3 ns) Characteristics Quiet output maximum dynamic VOL Quiet output minimum dynamic VOL Minimum high level dynamic input voltage VIH Maximum low level dynamic input voltage VIL Symbol VOLP VOLV VIHD VILD Test Condition CL = 50 pF CL = 50 pF CL = 50 pF CL = 50 pF Ta = 25C VCC (V) 5.0 5.0 5.0 5.0 Typ. 1.1 -1.1 Limit 1.5 -1.5 Unit V V V V 2.0 0.8 5 2007-10-19 TC7MET373AFK Package Dimensions Weight: 0.03 g (typ.) 6 2007-10-19 TC7MET373AFK RESTRICTIONS ON PRODUCT USE * The information contained herein is subject to change without notice. 20070701-EN GENERAL * TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. * The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.).These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk. * The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. * The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties. * Please contact your sales representative for product-by-product details in this document regarding RoHS compatibility. Please use these products in this document in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations. 7 2007-10-19 |
Price & Availability of TC7MET373AFK
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |